Lecture 1 - Cost effiective low power IP designs for mobiles communications
The talk presents four low power high speed SOC IP designs for communication systems. First, a new continuous flow mixed-radix (CFMR) FFT processor is presented, which uses the mixed-radix (radix-4/2) algorithm and an in-place memory strategy to reduce area. CFMR can support three schemes, mixed-radix, in-place, and continuous flow, at the same time. Second, a new low-cost and high-speed Reed-Solomon (RS) decoder based on the proposed Simplified Euclid¡¯s (OE) algorithm is presented, which can remove the degree computations and comparisons. The proposed RS decoder can has the shortest critical path and the least gate count compared with the existing RS decoders. Third, a novel Digital Signal Processing (DSP) unit for a Gigabit Ethernet receiver is presented. The proposed baseline wander (BLW) compensator implemented in a digital domain uses four symbols and can remove even large BLW. Hence, it improves the MSE performance about 1dB compared with the existing BLW compensator. Finally, a baseband digital demodulator for Digital Video Broadcasting – Satellite second generation (DVB-S2) is presented. The proposed demodulator can estimate ±5MHz frequency offset at low SNR. Moreover, the carrier frequency estimator can reduce the hardware complexity by using serial correlators.